

# Performance analysis of single gate strained Si, Si-Ge on insulator MOSFET in TCAD

Sunil Kumar

University Institute of Engineering and Technology,  
Panjab University, Chandigarh, 160014  
Sunilbanhal@gmail.com

Baldev Raj

Associate Professor, Govt. College of engineering  
and Technology, Jammu  
baldev.gcet@gmail.com

**Abstract.** Scaling of MOSFET is an important part of semiconductor industry and manufacturing of ICs and due to the scaling several issues like mobility degradation and reduction in  $I_{on}/I_{off}$  ratio arises. To overcome these problems many structural approaches evolved over the time such as SOI, FDSOI, and multi-gate technology. Also, in this paper N-MOS Strained Si/relaxed  $Si_{0.7}Ge_{0.3}$  heterostructure is modelled and simulated using TCAD. Performance analysis of Strained-Si N-MOSFET has been done in 2D TCAD simulator. The performance of strained silicon is enhanced and analyzed using proper doping, higher work function, and thin high k dielectric oxide layer. The performance of the strained Si simulated device showed better results than the previous studied work.

**Keywords:** Strain, Biaxial tensile Strain, Multi-gate, SOI, DIBL, Work function, Sub-threshold swing.

## 1. Introduction

With the continuous scaling, the dimensions of transistor when enter in particular regime where the unusual effects begin to degrade the performance of the device. These effects include short channel effects, carrier mobility degradation and sub threshold leakage. Strained silicon is an emerging technology which has potential to improve the device performance. Strain silicon helps in improving the carrier mobility in channel due to which the drive current increases. When thin silicon epitaxial layer is grown on silicon germanium layer result in the mismatch of lattice constant among both materials, the silicon layer undergoes in tensile strain [4] which leads to the tensile strain in silicon layer. Due to strain the valance and conduction energy bands modifies which decreases the inter-valley scattering and carrier effective mass and hence, carrier mobility in strain silicon channel increases. There is 4.17% mismatch in lattice between silicon and germanium. In silicon each energy level is composed of six equal energy states. The divisions of six energy states are as two perpendicular  $\Delta_2$  and four parallel to plane  $\Delta_4$  states. Before applying strain the electron effective mass in these states is equal. When biaxial strain is applied in silicon these states ( $\Delta_2$  and  $\Delta_4$ ) split up into lower and higher energy

states respectively [6]. Due to band alteration the electrons reside in lower energy site which is  $\Delta_2$ . Due to the difference in energy levels the electrons repopulate in lower energy state  $\Delta_2$ . The energy state  $\Delta_2$  have lower effective mass of electrons as compared to  $\Delta_4$  state. The effective mass of electrons in this lower energy state reduced to  $0.19m_0$  in strained silicon as compared to  $0.33m_0$  in unstrained silicon. Now, due to this reduction in effective mass the mobility of this electron in strained silicon increases. Due to this the leakage current decreases and drain current ( $I_{ds}$ ) increases in ( $I_d$ - $V_g$ ) plot. Previous work on strained silicon focused on the mobility enhancement entirely. In this work single and double gate strained structure were modeled and simulated in Cogenda TCAD simulator. Also, the performance of both the devices is enhanced by modifying different parameter and oxide material. Great improvement was seen in carrier mobility,  $I_{on}/I_{off}$  ratio and sub threshold swing in both the devices.




Fig.1.1 Biaxial compressive and tensile strain effect in energy states

## 2. Research Methodology

The basic aim of this research is to study the performance analysis of strained silicon silicon-germanium-on-insulator structure. This was achieved with the help of Cogenda TCAD v.1.9.2 tool. The designing of the device, simulation and comparison of results have been obtained on this tool. Here the flow of research methodology and the steps for designing device and simulating the design is detailed. The simulation and design parameters used are also detailed.

To ensure proper conduct of the research a methodology needs to be followed. It is the pre- planning of the work that has to be carried out in an ordered manner that is defined in definite steps.

1. To build the proper understanding of the device technology, an extensive literature survey needs to be carried out.
2. Identify the problem areas and the parameters to be worked upon.
3. Decide the technology node and the shape of the device based on which the device has to be constructed.
4. The next step is to design, simulate and extraction of results of the device.
5. Analyze the device with the help of visualizations and compare the results by plotting the I-V characteristics.

Based upon the comparisons drawn, propose the optimized design that provides the better performance of the device.

The flow of research methodology is described in Figure 2




Figure 2.1 Design flow of research methodology

1. **Device Design:** The device can be designed in two ways using Cogenda TCAD tool, depending upon the type of design whether it is 2-D or 3-D design.

### **2-D Device Design:**

A two dimensional device is designed by drawing it in Device drawing window. This includes following steps:

- i. Drawing the outline of the structure by making use of boxes, poly-lines, lines etc.
  - ii. Labeling the regions and choosing material of the region.
  - iii. Doping the regions and setting transverse length
  - iv. Meshing of the device design and refining the mesh.
  - v. Saving device drawing with extension .drw and creating .tif file of the device drawn.
2. **Device simulation:** The device simulation can be run through Device Simulation window by loading .tif file or by loading .cgns file. In Device Simulation window various simulation parameters such as electrode biasing, model selection, floating interconnections, value of boundary Z-width, and optical feature can be set. Simulations for 3-D structures codes are done through Genius Device Simulator.
  3. **Extraction of results from .dat file:** After simulating the device design or the code for the device design .dat file is generated. From the spreadsheet of .dat file the desired plots can be obtained.
  4. **Plot the characteristics:** The desired characteristics can be plotted by selecting the values to be plotted on respective axis for further analysis.
  5. **Visualizations:** It is an important feature of this tool which gives a detailed insight to the behavior of the device. The calculations done at each step (voltage level) at all the mesh nodes are represented in the visual image form which gives the better understanding of the device. The color scheme helps in determining the variation throughout the device. Features likes electric current, electric field, potential, doping levels, holes and electron concentrations, energy levels, temperature, pressure, stress, strain etc. can be plotted in the contour. Through following images obtained from the .vtu files of the simulated structures, it became easy to understand the working of the device. Visualizations of 2D unstrained MOSFET structure is shown in below figures titled A, B, C and D.




Fig. 2.2 Electrical Field in Channel






Fig. 2.3 Material Visual in different layers



C).

Fig. 2.4 Doping visual in Different Layers



D).

Fig. 2.5 Meshed visual in 2D MOSFET Structure

### 3. Device Structure

Strained Silicon N-MOSFET is structured in Cogenda visual TCAD. The gate length of the device is taken 20nm and device length is 30nm. The silicon substrate with width 16nm and then the SiO<sub>2</sub> layer of width 3nm is deposited on silicon substrate. After that the Si<sub>(1-x)</sub>Ge<sub>(x)</sub>relaxed layer is deposited on buried oxide with width of 5nm.

Linear Ge mole fraction of (10%) added in SiGe layer. Silicon channel layer of width 3nm placed on  $\text{Si}_{(0.9)}\text{Ge}_{(0.1)}$ . All regions mentioned above are p-type doped with intrinsic boron impurity  $10^{16}\text{cm}^{-3}$ . Strained silicon layer is doped with  $10^{17}\text{cm}^{-3}$ . The source and drain are highly n-doped with  $10^{20}\text{cm}^{-3}$ . N-Poly silicon is used as a gate material and aluminum (Al) used for body, source and drain contacts.

#### 4. Simulation of Strain Silicon Structure

The structure is simulated in 2D TCAD simulator. The simulation profile selected with temperature 300K of different layers and interfaces. The physical equation used for calculations is Basic drift diffusion equation (DDML1), for bulk mobility calculation the Lombardi mobility model is used. The gate metal work function selected for simulation is 4.13eV. Before simulation the structure is finely meshed. After selection of the simulation profile the structure is subjected to simulation. Different simulations performed for different parameters by varying one of the parameter voltages, oxide material, Ge concentration and gate work function.




Fig.4.1 Simulated structure of single gate strained Si Si-Ge MOSFET

#### 5. Results

Two different structure single gate silicon on insulator (SG-SOI) and single gate strained si silicon-germanium on insulator (SG-SS-SGOI) are structured with same gate length and doping concentrations simulated in TCAD 2D simulator. The comparison of both devices is done through  $I_d$  (drain current)– $V_g$  (gate voltage) plot which shows that the strained silicon MOS have better transfer characteristics as compared to unstrained SOI structure. Due to the strain the mobility in channel increases and this increase in mobility lead to the increase in drain current ( $I_d$ ). As shown in Fig.4 also the leakage current is low in SG-SS-SGOI from  $2 \times 10^{-5}$  to  $6 \times 10^{-7}$ .




Fig. 5.1  $I_d - V_g$  Characteristics of Strained MOSFET

The impact of strain is analyzed by increasing the Ge content in relaxed SiGe layer from 10% to 30%. The effect of strain in  $I_{ds} - V_{gs}$  curve can be seen in the fig.5. The result shows that with the increase in Ge content strain in increased, strain can be controlled with variation in Ge content [1, 3, 12] with increase in the strain the electron mobility in inversion region under the channel is peaked to  $680 \text{ cm}^2/\text{V.s}$  (fig.6) which is 80% enhancement than control SOI structure [9] and due to the impact of this high mobility the drive current also increased fig.5. Due to the integration limitations in fabrication process the Ge content is limited to maximum limit of 30% [12].




Fig.5.2 Increase in Ge mole fraction in  $\text{Si}_{(1-X)}\text{Ge}_{(X)}$




Fig.5.3 carrier mobility in SG-SS SGOI MOSFET

The impact of strain is analyzed in the channel by increasing the Ge content in  $\text{Si}_{1-x}\text{Ge}_x$  from 10% to 30%. Mobility curve in Fig.5 show the increase in carrier mobility with the increase in the Ge concentration. Also, the output drain current is increased as result of lower effective mass states due to strain. Transfer characteristics shows current ratio of the device is  $10^5$  which is due to leakage and scattering and is considered very low. So, to modify the performance in terms of current ratio the gate metal work function is increased as 4.5, 4.6, 4.7 and 4.8eV. It is seen that  $I_{\text{off}}$  continuously decreases with the increase in work function ( $\Phi$ ) as seen in fig. 7 leakage reduces while  $I_{\text{on}}$  is same and as a result the current ratio  $I_{\text{on}}/I_{\text{off}}$  is greatly increased  $10^9$ .




Fig.5.4 Impact of gate work function

Different gate oxide materials are also used during the simulations to analyze the impact of the oxide material on strained silicon MOSFET. High-K dielectric is one of the promising candidates to address the roadblock to the thickness of SiO<sub>2</sub> gate oxide. But the scattering mechanisms and surface roughness at the interface of high-K gate oxide and Si degrades the surface carrier mobility. Hence for the mobility enhancement of the carriers, the conventional silicon surface can be replaced with bi-axially tensile strained silicon on relaxed Si<sub>1-x</sub>Ge<sub>x</sub> substrate which has the ability to increase both the electron and hole mobility [29]. Though the results in fig. 8 shows that three different dielectric materials (SiO<sub>2</sub>, Oxide Stack and HfO<sub>2</sub>) used in SG-SS-SGOI MOSFET with effective oxide thickness 0.6nm. HfO<sub>2</sub> with dielectric constant ( $\epsilon=25$ ) give better results.  $I_{on}$  is peaked for HfO<sub>2</sub> and  $I_{off}$  is lowered to  $8 \times 10^{-11}$  this affects and increases the  $I_{on}/I_{off}$  ratio.




Fig.5.5 Impact of Oxide material

Sub threshold swing and DIBL effect also calculated for SG-SS-SGOI and impressive results are obtained. Sub threshold swing is negligible for devices with channel length more than  $2\mu\text{m}$  but it increases sharply when channel length enters sub-micron range [18]. Strain silicon is proved to be effective in this scenario. As shown in fig.9 the DIBL effect reduces to 22mV for SG-SS-SGOI with reduction in leakage which gives that the impact of short channel effect is reduced in SG-SS-SGOI device. Sub threshold swing calculation shows that the sub threshold swing is reduced for SG-SS-SGOI to 70mV with HfO<sub>2</sub> as gate dielectric while sub threshold swing for SiO<sub>2</sub> is large fig.10.




Fig.5.6 DIBL in SG-SS-SGOI




Fig.5.7 Sub threshold swing in SG-SS-SGOI

Table 1. Performance parameters

Carrier Mobility	680 cm <sup>2</sup> /V-s
Subthreshold Swing	70mV/dec
I <sub>on</sub> /I <sub>off</sub>	10 <sup>9</sup>
DIBL	22mV

## 6. Conclusion

A 30nm SG-SS-SGOI device with gate length of 20nm have been designed and simulated in Cogenda visual TCAD. In this work the performance of SG-SS-SGOI is analyzed in Nano-scale region and improved by modifying strain, work function and gate oxide material. Earlier work in strained silicon entirely focused on enhancing the carrier mobility and so the current ratio was very low. Also, thin layer of SiO<sub>2</sub> was used as gate oxide in earlier works which leads to leakage in device. Previous work showed large sub threshold swing and DIBL values which is not considered as good characteristics in continuously scaled MOSFET. So, In this work high work function ( $\Phi=4.8\text{eV}$ ) and high dielectric gate oxide HfO<sub>2</sub> ( $\epsilon=25$ ) are used which shows better results in performance like carrier mobility,  $I_{\text{on}}/I_{\text{off}}$  ratio, sub threshold swing and DIBL and helped in modifying the MOSFET characteristics for its application in low power circuits.

## 7. References

- [1] M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie, and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors," *J. Appl. Phys.*, vol. 97, no. 1, 2005.
- [2] Y. Ohno and Y. Okuto, "Electron Mobility in n-Channel Depletion-Type," no. 2, pp. 190–194, 1982.
- [3] C. P. Kuo et al., "Effect of mismatch strain on band gap in III-V semiconductors," vol. 5428, no. May 2013, 1985.
- [4] K. K. Young, "Short-Channel Effect in Fully Depleted SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 2–5, 1989.
- [5] F. Schahlert, D. Tobbenz, H. Herzogt, and G. Abstreiter, "High-electron-mobility Si / SiGe heterostructures: influence of the relaxed SiGe buffer layer," vol. 260, 1992.
- [6] T. Vogelsang and K. R. Hofmann, "Electron transport in strained Si layers on Si<sub>1-x</sub>Ge<sub>x</sub> substrates," *Appl. Phys. Lett.*, vol. 63, no. 2, pp. 186–188, 1993.
- [7] F. Gamiz, J. Banqueri, J. E. Carceller, and P. Cartujo, "Universality of Electron Mobility Curves in MOSFETs: A Monte Carlo Study," vol. 42, no. 2, pp. 258–265, 1995.
- [8] T. Mizuno, S. Takagi, N. Sugiyama, H. Satake, A. Kurobe, and A. Toriumi, "Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," vol. 21, no. 5, pp. 230–232, 2000.
- [9] Z. Cheng et al., "Electron Mobility Enhancement in Strained-Si Substrates," *IEEE Electron Device Lett.*, vol. 22, no. 7, pp. 321–323, 2001.
- [10] K. Rim et al., "Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs," pp. 98–99, 2003.
- [11] A. McGinn, "Electrical Characterisation of Strained Silicon devices," vol. 44, no. August, 2006.
- [12] J. L. Hoyt et al., "Strained silicon MOSFET technology," *Tech. Dig. - Int. Electron Devices Meet.*, no. June 2014, pp. 23–26, 2002.
- [13] F. Gámiz, J. B. Roldán, and A. Godoy, "Strained-Si/SiGe-on-insulator inversion layers: The role of strained-Si layer thickness on electron mobility," *Appl. Phys. Lett.*, vol. 80, no. 22, pp. 4160–4162, 2002.
- [14] I. Lauer et al., "Fully Depleted n-MOSFETs on Supercritical Thickness Strained SOI," *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 83–85, 2004.
- [15] C. Choi et al., "A 90-nm Logic Technology Featuring Strained-Silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790–1797, 2004.
- [16] S. E. Thompson et al., "A logic nanotechnology featuring strained-silicon," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 191–193, 2004.
- [17] Y. J. Wong, I. Saad, and R. Ismail, "Characterization of strained silicon MOSFET using semiconductor TCAD tools,"

- IEEE Int. Conf. Semicond. Electron. Proceedings, ICSE, pp. 924–927, 2006.
- [18] S. S. Mahato et al., “DIBL in short-channel strained-Si n-MOSFET,” Proc. Int. Symp. Phys. Fail. Anal. Integr. Circuits, IPFA, pp. 2–5, 2008.
- [19] M. Chu, Y. Sun, U. Aghoram, and S. E. Thompson, “Strain: A Solution for Higher Carrier Mobility in Nanoscale MOSFETs,” Annu. Rev. Mater. Res., vol. 39, no. 1, pp. 203–229, 2009.
- [20] S. T. Chang, W. C. Wang, C. C. Lee, and J. Huang, “A TCAD simulation study of impact of strain engineering on nanoscale strained Si NMOSFETs with a silicon-carbon alloy stressor,” Thin Solid Films, vol. 518, no. 5, pp. 1595–1598, 2009.
- [21] H. Batwani, M. Gaur, and M. J. Kumar, “Analytical drain current model for nanoscale strained-Si/SiGe MOSFETs,” COMPEL - Int. J. Comput. Math. Electr. Electron. Eng., vol. 28, no. 2, pp. 353–371, 2009.
- [22] H. Chang, J. C. S. Woo, and A. An, “The Improvement of Output Characteristics in Tensile Strained-Si-on-Insulator NMOSFET by Channel Band Gap Adjustment,” IEEE Electron Device Lett., vol. 32, no. 8, pp. 1032–1034, 2011.
- [23] Y. Sun, S. E. Thompson, T. Nishida, Y. Sun, S. E. Thompson, and T. Nishida, “Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors,” vol. 104503, no. May, 2014.
- [24] C. F. Lee, R. Y. He, K. T. Chen, S. Y. Cheng, and S. T. Chang, “Strain engineering for electron mobility enhancement of strained Ge NMOSFET with SiGe alloy source/drain stressors,” Microelectron. Eng., vol. 138, pp. 12–16, 2015.
- [25] R. Sharma and A. K. Rana, “Strained Si: Opportunities and challenges in nanoscale MOSFET,” 2015 IEEE 2nd Int. Conf. Recent Trends Inf. Syst. ReTIS 2015 - Proc., pp. 475–480, 2015.
- [26] K. P. Pradhan, S. K. Mohapatra, P. K. Sahu, and S. Parija, “Impact of Strain on Fully Depleted Strained Gate Stack Double Gate MOSFET: A Simulation Study Schematic structure of FD-S-GS-Double Gate N-MOSFET,” ECTI Trans. Electr. Eng. Electron. Commun., vol. 13, no. 2, pp. 54–57, 2015.
- [27] P. Martha, A. K. Hota, and K. Sethi, “Design & performance analysis of Strained-Si NMOSFET using TCAD,” Proc. 2nd IEEE Int. Conf. Eng. Technol. ICETECH 2016, no. March, pp. 958–961, 2016.–+
- [28] S. Karmakar and S. K. Kundu, “A comparative study of MOS-FET drain current using high- $\kappa$  gate stack and FinFET,” no. November 2017, 2015.
- [29] D. Pradhan, S. Das, T.P. Dash, “Study of strained-Si p-channel MOSFETs with HfO<sub>2</sub> gate dielectric”, Super lattices and Microstructures (2016).